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Improvement of Hot-Carrier and Radiation Hardnesses 
in Metal-Oxide-Nitride-Oxide Semiconductor 
Devices by Irradiation-Then-Anneal Treatments 
Kuei-Shu Chang-Liao and Jenn-Gwo Hwu 
Abstracf-The hardnesses of hot-carrier and radiation of metal-oxide 
nitride-oxide semiconductor (MONOS) devices can be improved by the 
irradiation-then-anneal (ITA) treatments. Each treatment includes an 
irradiation of C0-60 with a total dose of 1M rads(SiO2) and an anneal in 
Nz at 4OOOC for 10 min successively. This improvement can be explained 
by the release of SiOz/Si interfacial strain. 
I. INTRODUCTION 
Recently, we have found that both the hot-carrier and radiation- 
induced degradations in MOS or MOSFET devices can be dramat- 
ically improved by irradiation-then-anneal (ITA) treatments [ 11-[3]. 
It is believed that the Si0dS.i interface strain plays an important 
role in the hardness of hot-carrier or irradiation [4]-[6]. Generally, a 
smaller strained oxide demonstrates a harder performance. As it is 
known that bonds weakened by the presence of the strain may be 
more readily broken by ionizing radiation than unstrained bonds [4], 
[5] ,  we believed that radiation releases the interfacial strain although 
it introduces some damage near the SiOdSi interface. Since most 
of the radiation-induced damage can be annealed out at a suitable 
temperature or ambient [7], the irradiation-then-anneal (ITA) treated 
devices should become more hot-carrier and radiation hard than those 
without treatment [ 1]-[3]. 
In this paper, the ITA treatment was applied to the MONOS 
devices. It was found that the hot-carrier and radiation-induced 
degradations were both reduced by the ITA treatments. The ITA 
treatment can be used to improve the reliability of MONOS devices. 
As the ITA treatment needs no change in the device fabrication 
process, it is easy to carry out. 
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11. EXPERIMENTAL 
The substrate of MONOS devices were phosphorus-doped n-type 
(100) oriented Si wafers with a resistivity of 4-7 0-cm. After standard 
cleaning, the wafers were dry oxidized at a temperature of 1000°C 
for 8 min to grow a bottom oxide layer with a thickness of 140A. 
Next, silicon nitride films with a thickness of 1 I O  A were deposited 
at 820°C for 120 s by a conventional low-pressure chemical-vapor- 
deposition (LPCVD) method. The samples were then oxidized in wet 
oxygen at 950°C for 30 min to obtain a top oxide with a thickness 
of about 103A. Then the samples were annealed in N2 at the same 
temperature for 10 min. Since the top oxide is converted from the 
nitride [SI, the final thickness of nitride film becomes about 45 A. The 
thicknesses of the bottom oxide, the nitride, and the top oxide were 
Manuscript received August 26, 1991; revised September 23, 1993. The 
review of this paper was arranged by Associate Editor Y. Nishi. This work 
was supported by the National Science Council of the Republic of China 
under Contract Number 82-404E002-292. 
K.-S. Chang-Liao is with the Department of Nuclear Engineering, National 
Tsing Sua University, Hsinchu, Taiwan, Republic of China. 
J . 4 .  Hwu is with the Department of Electrical Engineering, National 
Taiwan University, Taipei, Taiwan, Republic of China. 
IEEE Log Number 9214587. 
I "  
-02 -01 0 01 02 03 04 0 5  
ENERGY Et -E ,  (ev) 
(b) 
Fig. 1 .  (a) The C-V curves of a fresh and an ITA treated samples before and 
after hot-carrier stress at a constant current density of 10-6A/cm2 for 200 s. 
(b) The distributions of interface trap density D,t versus energy Et - E, of 
the fresh and the ITA treated samples mentioned in (a) after hot-carrier stress. 
determined by ellipsometry. These thickness data were also checked 
by C-V measurement. Then aluminum was evaporated on the top 
oxide to form gate electrodes, and it was also evaporated on the back 
side of the wafers after the ONO film was etched away. Finally, the 
samples were postmetallization annealed in N2 at 400 "C for 10 min. 
After sample preparation, the ITA treatment was performed on 
some MONOS devices. The ITA treatment includes an irradiation 
of (20-60 with a total dose of lo6 rads (Si02) and an anneal in N2 
at 400°C for 10 min. To study the hot camer hardness, constant 
current stress was camed out by using Keithley 220 current source. 
The current was injected from the substrate (i.e., VC was negatively 
biased). The gate voltage VG was monitored by Keithley 617 during 
stressing. The samples with and without ITA (fresh) treatment were 
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Fig. 2. The distributions of interface trap density DIt versus energy Et - E, 
of the fresh and ITA treated samples after receiving C0-60 irradiation at a 
total dose of 1M rads. 
compared in the hardnesses of hot-carrier and radiation. It is noted 
that the fresh sample was annealed together with ITA treated one 
during the anneal process of ITA treatment, i.e., both samples for 
comparison received the same total anneal time. The distributions of 
interface trap density DIt after hot-carrier stress and radiation were 
analyzed by measuring the high- and low-frequency C-V curves for 
each device. 
111. RESULTS AND DISCUSSION 
Fig. l(a) shows the C-V curves of a fresh and an ITA treated 
sample before and after hot-carrier stress at a constant current density 
of 10-6A/cm2 for 200 s. The C-V curves of fresh sample before and 
after hot-camer stress are marked 1 and l', respectively, while those 
of ITA treated sample before and after hot-carrier stress are marked 
2 and 2', respectively. From curves 1' and 2', it is observed that th 
ITA treated sample shows a more hard resistance to the hot-carrier 
induced interface degradation. It can be seen from curves 1 and 2 
that the ITA treatment results in only minor residual damage to the 
interface. The distributions of Dit versus energy Et - E, for the 
samples after hot-carrier stress, i.e., the curves 1' and 2' in Fig. ](a), 
are plotted in Fig. I(b). The midgap D,t of curves I' and 2' of Fig. 
I(b) are 2.2 f 0.15 and 1.7 & 0.2 x 10" cm-*eV-', respectively. 
The flatband voltage shifts AVm of fresh and ITA treated samples 
are 0.19 k 0.02 and 0.12 f 0.02 V, respectively. It can be seen that 
the hot-carrier induced interface degradation is smaller in the ITA 
treated sample. 
Fig. 2 shows the distributions of D,, versus energy Et - E, for 
a fresh and an ITA treated sample after receiving CO-60 radiation 
at a total dose of 1M rads. From curves 1' and 2', it is observed 
that the radiation-induced interface degradation can be reduced by 
the ITA treatment. The midgap D,, of curves 1' and 2' of Fig. 2 are 
2.1 f 0.05 and 0.68 f 0.07 x IO" cm-2eV-', respectively. The AVFB 
of fresh and ITA treated samples are 0.17 f 0.01 and 0.11 & 0.01 
V, respectively. It can be seen that the radiation-induced interface 
degradation is reduced in the ITA treated sample. The ITA treatment 
can be used to improve the radiation hardness of MONOS devices. 
Fig. 3 shows the midgap interface trap density Dltc,, versus gate 
area for the fresh and ITA treated samples after receiving CO-60 
radiation at a total dose of 1M rads. It is observed that the radiation 
hardness is gradually degraded as gate area is increased in both fresh 
and ITA treated samples. This is due to the stress dependence of 
radiation hardness, as reported previously 191. Note that the gate area 
dependence of radiation hardness for the ITA treated sample is smaller 
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Fig. 3. Midgap interface trap density Dit(mg) versus gate area for the fresh 
and ITA treated samples after receiving C0-60 irradiation at a total dose of 
1M rads. 
than the fresh one. This suggests the possibility that the SiOz/Si 
interface stress is reduced for the ITA treated sample [lo]. The 
degradation mechanisms of hot-carrier and radiation damage have 
been widely discussed before [4], [5]. From the reported literatures, 
it is generally believed that the interface state generation is the 
major degradation mechanism of device after receiving hot-carrier or 
radiation damages. So the improvement of interfacial property by the 
ITA treatments should be responsible for the reductions of hot-carrier 
and radiation induced degradations. 
IV. SUMMARY 
In this work, it has been found that the ITA treatment can be used 
to reduce the hot-carrier and radiation induced interface degradation 
in MONOS devices. The possible mechanism is explained by the 
SiOz/Si interface stress related model. The reliability of MONOS 
devices can be improved by the ITA treatments. 
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Fig. 1. Cross sectional view of a DC-HIGFET. 
I. INTRODUCTION 
A shallow and highly doped channel enables a GaAs MESFET to 
attain a high transconductance (gm) and small short channel effect. 
The high doping concentration, however, lessens the effective barrier 
height of Schottky gates. To ease this problem, it is effective to intro- 
duce a thin i-AlGaAs layer between the gate and the channel, which 
we call as a doped- channel heterostructure insulated gate FET(DC- 
HIGFET). The developed device shows excellent performances of 
K=650mSNmm and g m ~ ~ x = 5 9 0  mS/mm, which have been reported 
elsewhere [I]. The FET of the same structure have also been reported 
by Hida [2],which he called as a DMT (doped-channel MIS-like 
FET), stressing the rather MISFET-like property derived from a thick 
i-AIGaAs layer ( tU=20nm). The Vf of the DMT has been reported 
to be 0.9V, but its temperature coefficient (AVf/AT), -1.6mV/deg, 
is about 1.6 times larger than that of a GaAs MESFET [3]. The 
AVf/AT of the DC-HIGFET, on the contrary, is smaller than that of 
a GaAs MESFET. In this paper, we report the detailed study on the 
temperature dependence of the Vf. 
11. DEVICE FABRICATION PROCESS 
Fig. 1 shows the cross-sectional view of the DC-HIGFET. An i- 
GaAs layer was first grown by MBE on a GaAs substrate, followed 
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i-AlGaAs thickness. H 
Vf-value and its temperature coefficient (AVf/AT) as a function of 
0 : value of GaAs MESFET's 
by the growth of a 300nm p-GaAs ( 3 ~ 1 0 ' ~ c m . ~ )  layer, a 15nm n-GaAs 
layer, an i-AIGaAs layer, and a 5nm i-GaAs layer. 
The tu was varied from 6nm to 20nm, and the doping concentration 
of the n-GaAs layer was simultaneously varied from 3 ~ 1 0 ' ~  to 
2 x 10" cm-3 so as to keep the threshold voltage (Vt) constant. 
Gate electrodes were fabricated with sputtered WSi, films. To reduce 
parasitic resistances, Si-ions were implanted through a 20nm Si02 
film, forming n'-regions. The n+-GaAs (3 x 1018cm-3) layers were 
selectively grown by MOVPE, during which the n'-regions were 
activated. Au/Ni/AuGe were deposited and then alloyed, forming 
ohmic electrodes. The Vt and the K-value of the fabricated DC- 
HIGFET with Lg=O. 3pm were 0. 12 V and 670mSNmm (tu =IOnm), 
respectively. 
A GaAs MESFET with L g d . 5  pm, used for comparison, was 
fabricated by Mg (p-buffer) and Si (channel) implantations. The Vt 
and the K-value were 0.20V and 550mSNmm, respectively. 
111. RESULTS AND DISCUSSION 
Fig. 2 shows the Vf (at T=23"C) and the AVfIAT. The Vf, 
defined as the gate voltage (VG) of Igs=lOpA/ (Wg=lOpm), increases 
from 0.7 to 0.9 V according to the t c v ,  but the AVfIAT shows a 
minimum value around trr=lOnm. When fci=6nm, the AVWAT is 
about -1. OmV/ deg and is close to a value of a GaAs MESFET (- 
1.1--1 .OmV/deg). To explain these results, we calculated the Vf and 
the AVf/AT. The device operational modes of a DC-HIGFET can be 
separated into two categories. When the V, is less than the flatband- 
voltage (Vflat), the gate forward current (JF) can be considered by the 
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